

\*)  $\Delta\phi$  is a phase jump which occurs when the delay generator is changed over.

2/9

FIG 2





FIG 3






FIG 4

FIG 5




FIG 6




FIG 7




FIG 8




FIG 9

The circuit diagram illustrates a multi-stage amplifier. It begins with an input stage featuring a differential pair of transistors T1 and T2, biased by a tail current source T0. The signal is then processed through several intermediate stages, each consisting of a differential pair (e.g., T3/T4, T5/T6, T11/T12) and a current mirror load (e.g., R1/R2, R3/R4, R5/R6, R7a/R7b, R8a/R8b, R9a/R9b, R10a/R10b). The final stage is a push-pull output stage with transistors T14a and T14b, driven by a common-emitter stage (T15a, T15b) which is biased by a tail current source T15. The output is taken from the collector of T14a and is coupled to a load capacitor Cout. The circuit is powered by a supply voltage Vcc and ground.



FIG 10

	45°-135°	135°-225°	225°-315°	315°-405°
S0	0	0	0	1
S1	0	1	0	0
S2	1	0	0	0
S3	0	0	1	0
U0 (POSITIVE OUTPUT FROM SDiff1)	POSITIVE	low	NEGATIVE	high
U1 (POSITIVE OUTPUT FROM SDiff2)	high	NEGATIVE	low	POSITIVE
U2 (NEGATIVE OUTPUT FROM SDiff1)	NEGATIVE	high	POSITIVE	low
U3 (NEGATIVE OUTPUT FROM SDiff2)	low	POSITIVE	high	NEGATIVE
G1 (GAIN OF SDiff1)	+1	0	-1	0
G2 (GAIN OF SDiff2)	0	-1	0	+1